

CIRRUS EFFICIENT USE OF GPUS FOR HPC

Paul Graham | Senior Solutions Architect | NVIDIA

RISE OF GPU COMPUTING



Original data up to the year 2010 collected and plotted by M. Horowitz, F. Labonte, O. Shacham, K. Olukotun, L. Hammond, and C. Batten New plot and data collected for 2010-2015 by K. Rupp

CPU IS A LATENCY REDUCING ARCHITECTURE

CPU Optimized for Serial Tasks





CPU Strengths

- Very large main memory
- Very fast clock speeds
- Latency optimized via large caches
- Small number of threads can run very quickly

CPU Weaknesses

- Relatively low memory bandwidth
- Cache misses very costly
- Low performance/watt



GPU IS ALL ABOUT HIDING LATENCY

GPU Strengths

- High bandwidth main memory
- Significantly more compute resources
- Latency tolerant via parallelism
- High throughput
- High performance/watt

GPU Weaknesses

- Relatively low memory capacity
- Low per-thread performance

GPU Accelerator

Optimized for Parallel Tasks



Heterogeneous Computing

• Terminology:

- *Host* The CPU and its memory (host memory)
- *Device* The GPU and its memory (device memory)



SIMPLE PROCESSING FLOW

	GigaThread™	
CPU		
Bridge		
CPU Memory		
Copy input data from CPU		
memory to GPU	L2	
	DRAM	

1

SIMPLE PROCESSING FLOW



performance

SIMPLE PROCESSING FLOW



3. Copy results from GPU memory back to CPU memory

SMALL CHANGES, BIG SPEED-UP





V100 SXM2 IN CIRRUS

- 7.8 TFLOPS of double precision floating-point (FP64) performance
- 15.7 TFLOPS of single precision (FP32) performance
- 125 Tensor TFLOPS
- 16GB Memory
 - 900 GB/sec peak bandwidth
- 6MB L2 cache



HPE PLAINFIELD NODE



TENSOR CORES

Hardware for Matrix Multiply and Accumulate operations

- Introduced in the V100
- Perform several MMA calcs per clock cycle
 - FP32 in, FP32 out (accumulate)
 - FP16 multiply
- Turing added int8, int4 calculations
- Ampere
 - Full FP64 MMA
 - Bfloat16, Tensor Float 32

PASCAL







PROGRAMMING

WAYS TO ACCELERATION

Applications and Frameworks



GPU ACCELERATED APPS AND FRAMEWORKS

- All major DL frameworks PyTorch, TensorFlow etc
- Top 15 most used HPC apps
- Apps in a huge range of fields
- Over 1000 apps in total Catalogue: <u>link</u>
- Domain-specific frameworks robotics, vis, healthcare etc
- <u>GROMACS</u>, <u>VASP</u>, LAMMPS, RELION, QE, NAMD, SPECFEM3D ...
 - https://developer.nvidia.com/hpc-application-performance
- NRF for V100x4 GROMACS 10-14, LAMMPS 9-44, SPECFEM3D 53

GPU ACCELERATED LIBRARIES

"Drop-in" Acceleration for Your Applications



More libraries: https://developer.nvidia.com/gpu-accelerated-libraries

OpenACC is a directivesbased programming approach to parallel computing designed for **performance** and **portability** on CPUs and GPUs for HPC.



GPU PROGRAMMING LANGUAGES



MATLAB, Mathematica, LabVIEW

CUDA Fortran, OpenACC, ISO Fortran

CUDA C++, OpenACC, ISO C++

CUDA Python, PyCUDA

Altimesh Hybridizer, Alea GPU

GPU PROGRAMMING IN 2021 AND BEYOND

Math Libraries | Standard Languages | Directives | CUDA



```
static inline
void CalcHvdroConstraintForElems(Domain & domain, Index t length.
                  Index t *regElemlist, Real t dvovmax, Real t& dthydro)
#if _OPENMP
 const Index t threads = omp get max threads();
 Index t hydro elem per thread[threads];
 Real t dthydro per thread[threads];
#else
 Index t threads = 1;
 Index t hydro elem per thread[1];
 Real t dthydro per thread[1];
#endif
#pragma omp parallel firstprivate(length, dvovmax)
   Real t dthydro tmp = dthydro ;
    Index t hydro elem = -1 ;
#if OPENMP
    Index_t thread_num = omp_get_thread_num();
#else
    Index t thread num = 0;
#endif
#pragma omp for
   for (Index_t i = 0 ; i < length ; ++i) {</pre>
     Index_t indx = regElemlist[i] ;
     if (domain.vdov(indx) != Real t(0.)) {
       Real_t dtdvov = dvovmax / (FABS(domain.vdov(indx))+Real_t(1.e-20)) ;
        if ( dthydro_tmp > dtdvov ) {
         dthydro tmp = dtdvov ;
         hydro elem = indx ;
   dthydro per thread[thread num] = dthydro tmp ;
   hydro elem per thread[thread num] = hydro elem ;
  for (Index t i = 1; i < threads; ++i) {</pre>
   if(dthydro_per_thread[i] < dthydro_per_thread[0]) {</pre>
      dthydro per thread[0] = dthydro per thread[i];
      hydro elem per thread[0] = hydro elem per thread[i];
 if (hydro_elem_per_thread[0] != -1) {
   dthydro = dthydro per thread[0] ;
 return ;
                              C++ with OpenMP
```

PARALLEL C++

- Composable, compact and elegant
- Easy to read and maintain
- ISO Standard
- Portable nvc++, g++, icpc, MSVC, ...



LULESH PERFORMANCE

Speedup - Higher is Better



HPC PROGRAMMING IN ISO FORTRAN

NVFORTRAN Accelerates Fortran Intrinsics with cuTENSOR Backend



USING GPUS EFFICIENTLY

TYPICAL HPC LIBRARIES & BARE METAL





BARE METAL

CONTAINERS

WHY CONTAINERS?

- Answers the question: "How to get software to run reliably when moved from one computing environment to another"
 - Run anywhere OS kernel supports it (Mobility of Compute)
 - Greatly reduces time-consuming and error-prone bare metal application installations when moving from system to system
- Greatly improves reproducibility (key for HPC)
- Consistent Environment
- Flexibility
- Simplify deployment of software, particularly GPU-accelerated software
- Share, collaborate, and test applications across different environments
- Equivalent performance to baremetal

NGC: GPU-OPTIMIZED SOFTWARE HUB

Simplifying DL, ML and HPC Workflows



UNIFIED MEMORY Access all memory in the node



ALLOCATION

Automatic access to <u>all</u> system memory: malloc, statics, globals, stack, file system

ACCESS

All data accessible concurrently from any processor, anytime

Atomic operations resolved directly over NVLink

VOLTA MULTI-PROCESS SERVICE Flexible balance MPI ranks/GPU

Volta MPS Enhancements:

- Reduced launch latency
- Improved launch throughput
- Improved quality of service with scheduler partitioning
 - More reliable performance
- 3x more clients than Pascal
- <u>https://docs.nvidia.com/deploy/mps/in</u> <u>dex.html</u>



OUTSIDE OF THE GPU

Accelerating at all scales



- DPU Bluefield ullet

٠

•

 \bullet

٠

INTRODUCING NVSHMEM

GPU Optimized OpenSHMEM

- Initiate from CPU or GPU
- Initiate from within CUDA kernel
- Issue onto a CUDA stream
- Interoperable with MPI & OpenSHMEM

Pre-release Impact

LBANN, Kokkos/CGSolve, QUDA







DEVELOPER TOOLS

TOOLS Investigating and Monitoring Performance

- Standalone Performance Tools
 - Nsight Systems system-wide application algorithm tuning
 - Nsight Compute Debug/optimize specific CUDA kernels
 - Nsight Graphics Debug/optimize specific graphics
- IDE plugins
 - Nsight Eclipse Edition/Visual Studio editor, debugger, some perf analysis

• Resource monitoring and admin





NVIDIA HPC SDK

Available at developer.nvidia.com/hpc-sdk, on NGC, and in the Cloud

NVIDIA HPC SDK



Develop for the NVIDIA HPC Platform: GPU, CPU and Interconnect HPC Libraries | GPU Accelerated C++ and Fortran | Directives | CUDA 7-8 Releases Per Year | Freely Available



HPC CHALLENGE 1

Fully Integrate New Experiments into the HPC Workflow







1EB/Day

SKA1 Square Kilometre Array radio telescope will generate more than an Exabyte of data every day.

10X

The CERN large Hadron collider's High Luminosity upgrade will result in a 10X increase in data volume. 30X

The 500 MW ITER fusion experiment will provide a 30X increase in output power over the largest previous experiment.

HPC CHALLENGE 2

CONVENTIONAL HPC BEYOND MOORE'S LAW

2019



CONVERGED HPC*AI CHANGES THE GAME



NAMD, Quantum Espresso, SPECFEM3D

CONVERGED HPC*AI TAXONOMY

How AI Algorithms are Being Applied in the HPC Workflow





DEVELOPER ENGAGEMENT PLATFORMS

Information, downloads, special programs, code samples, and bug submission	<u>developer.nvidia.com</u>
Containers for cloud and workstation environments	ngc.nvidia.com
Insights & help from other developers and NVIDIA technical staff	devtalk.nvidia.com
Technical documentation	docs.nvidia.com
Deep Learning Institute: workshops & self-paced courses	courses.nvidia.com
In depth technical how to blogs	devblogs.nvidia.com
Developer focused news and articles	news.developer.nvidia.com
Webinars	nvidia.com/webinar-portal
GTC on-demand content	https://www.nvidia.com/o <u>n-demand/</u>

DEEP LEARNING INSTITUTE (DLI)

Hands-on, self-paced and instructor-led training in deep learning and accelerated computing

Request onsite instructor-led workshops at your organization: <u>www.nvidia.com/requestdli</u>

Take self-paced courses online: <u>www.nvidia.com/dlilabs</u>

Download the course catalog, view upcoming workshops, and learn about the University Ambassador Program: <u>www.nvidia.com/dli</u>



Accel. Computing Fundamentals



Genomics



Autonomous Vehicles



Game Development



Deep Learning Fundamentals



Medical Image Analysis



Digital Content Creation

More industry-specific training coming soon...

RESOURCES AVAILABLE TO ACADEMICS

Developer Teaching Kits: which include free access to online training for students but they have to be requested by a lecturer/professor.

Academic Workshops:

The NVIDIA website lists free academic workshops that our Ambassadors are giving around the world that you can go and attend

Bootcamps:

 \sim 2 day tailored training events, typically for a target group e.g. OpenACC, AI for Science

Hackathons:

In-depth events with access to NV devtech

© INVIDIA GTC²¹

THE CONFERENCE FOR AI INNOVATORS, TECHNOLOGISTS, AND CREATIVES

Join us at GTC Fall 2021 on Nov 8 - 11 for the latest in AI, HPC, healthcare, game development, networking, and more.

NVIDIA's GTC brings together a global community of developers, researchers, engineers, and innovators to experience global innovation and collaboration.

Don't miss out on the exclusive GTC keynote by Jensen Huang on <u>Nov 9</u>, available to everyone.

Visit <u>https://www.nvidia.com/gtc</u> to learn more and register for free







KEEP APPS, LIBRARIES AND FRAMEWORKS UP TO DATE

Throughput for Top HPC and DL Apps



Geometric mean of application speedups vs. P100: Benchmark application: Amber [PME-Cellulose_NVE], Chroma [szscl21_24_128], GROMACS [ADH Dodec], MILC [Apex Medium], NAMD [stmv_nve_cuda], PyTorch (BERT-Large Fine Tuner], Quantum Espresso [AUSURF112-jR]; Random Forest FP32 [make_blobs (160000 x 64 : 10)], TensorFlow [ResNet-50], VASP 6 [Si Huge] | GPU node with dual-socket CPUs with 4x NVIDIA P100, V100, or A100 GPUs.

Paul Graham | pgraham@nvidia.com

